Wafer

In: Business and Management

Submitted By anadkatjayesh
Words 18761
Pages 76
Fiscal Developments and Public Finance

CHAPTER

3

4.8 per cent of gross domestic product (GDP) from 6.5 per cent of GDP in 2009-10. The Budget for 2011-12 estimated a further reduction to 4.6 per cent of GDP to be achieved through a 16 per cent growth in tax revenue, disinvestment receipts of ` 40,000 crore and moderation in growth in expenditure to 4.9 per cent. Economic developments in the current fiscal have panned out very differently than was envisaged at the time of budget formulation. With a sharp deceleration in real GDP growth, particularly in the industry sector and continued high levels of prices in key commodities, a slippage is likely in the deficit targets envisaged at the time of Budget Estimates. However, with states performing better in overall terms, the combined deficit of the centre and states appears to be on firmer footing, which augurs well for strengthening medium-term macroeconomic prospects. The medium-term outlook is firmly on the consolidation path; albeit with a likely longer tail in terms of time horizon.

Rapid fiscal consolidation was effected in 2010-11 with fiscal deficit dropping to

3.2 The macroeconomic environment has been under stress since 2008-09 when the global economic and financial crisis unfolded, necessitating rapid calibration of policies. Fiscal expansion followed in 2008-09 and 2009-10 did yield macroeconomic dividends in the form of a sharp recovery in 2009-10, which stabilized in 2010-11 at the same 8.4 per cent level of growth. Economic Survey 2010-11 had succinctly indicated the preponderantly structural nature of the fiscal deficit in India and underscored the need for sustained fiscal consolidation to support medium-term growth prospects. Given this nature, the resumption of fiscal consolidation in 2010-11 as envisaged in the Budget for 2010-11 was apposite and fairly ambitious. The outcome for…...

Similar Documents

Heman Miller

...Electric Company, Ltd. Sanken Electric Company, Ltd own the PSI Facility since 2005. Before 2005, different companies owned the facility. In 1970, the company was owned by Control Data Corp and operated as its Microcircuits Division; they used to build pre-amp chips for disk drives. In 1984, VTC Inc acquired the facility for Fifteen years, and then VTC sold a portion of it to Lucent Microelectronics. After the partial sale to Lucent in 1999, VTC’s management operated the facility as Polar Fab for several years, by producing silicon wafers for other firms until the Japan-based semiconductor manufacture bought the facility and named it Polar Semiconductor, INC (PSI). Currently PSI occupied 200,000-square-foot area, which includes 62,000 square area feet of clean room space that the company are using to produces wafer. Wafer fabrication is a very time-consuming and complicated procedure. It is the process of building integrated circuits on silicon wafers. According to Twin Cities Business magazine report, (PSI) has a plan to expend the facility by adding on their present 200,000 square-foot facility that located in Bloomington. By the time when the new expansion completed it will open 300 job opportunity in Bloomington. Now days many organization change their method of controlling, organizing and managing their production by using the availability of technology. PSI is one of the organizations who are using the opportunity that technology offer for us. PSI is using......

Words: 390 - Pages: 2

Munchy

...EXECUTIVE SUMMARY Munchy’s was incorporated in 1991 in Batu Pahat, Johor, Malaysia with just one second-hand wafer-stick machine worth RM80,000. The name Munchy’s was derived from the mandarin term “Mai Qi” – “Mai” which means flour or wheat and “Qi” that refers to the magical quality found in the delicious wafers that are made from only the finest ingredients. Munchy’s made its debut on the shelves with “Yesss”, a wafer product in 1993 which was subsequently renamed “Yosss”. Today Munchy’s carries more than 70 products that range from biscuits to wafers to crackers. Munchy’s is the Number 1 wafer producer and Number 2 biscuit producer both in terms volume and value in Malaysia. Munchy’s incorporates two entities – its manufacturing arm, Munch Food Industries Sdn Bhd and MunchWorld Marketing Sdn Bhd (incorporated in 1997), a full-fledged marketing services company that is the sole distributor Munchy’s products as well as distributor and marketer of other leading FMCG brands. Munchy’s products are present in approximately 60 countries around the world and in over 20,000 retail outlets in Malaysia. Munchy’s was ranked Malaysia’s Number 1 homegrown biscuit brand in 2008. The company decided to launch a new product for kids because they generally like the sweet and sour taste. The name of the product is Chocolate Fruity Cookies and the cookies are round in shape. The outer layer of the cookies are coated with chocolate and surrounded with small piece of nuts while the......

Words: 325 - Pages: 2

Micro and Nano Devices Product

...with the glass wafer, it is etched by the acid at certain rate which creates the tapered slope from the recess’s bottom to the original planar surface of the glass wafer. In summary, the SOG process forms suspended silicon over the glass recess with an air gap of 3µm. The deposited electrode extends from the glass recess to the glass wafer’s original surface. Next, a bare 4” glass wafer of 500µm thickness is used as the substrate. A chrome layer is deposited to serve as the mask layer. 2. Photolithography. The photolithography is to pattern the photoresist in the glass recess pattern. After the development of the photoresist, the exposed areas of chrome are etched away, leaving the original glass surface in a pattern consistent with the glass recess. 3. Etching Process. The hydrofluoric acid etches the exposed glass areas. The photoresist and chrome are then stripped to reveal the original glass wafer with recesses. 4. Photolithography. The photoresist is developed to pattern the bottom electrode metal. Next, using the e-beam evaporation technique, a chrome and platinum layer is deposited across the entire wafer. The acetone bath strips the photoresist and eliminates the metal on the top surface. The product then becomes a bare glass wafer with the bottom electrode patterned in the recesses of the glass extending outward. More photoresist is spun onto the entire sample. 5. Predicing is next, which allows easy separation of the individual device from the wafer after the......

Words: 1156 - Pages: 5

Circuit Design

...silicon bath until a uniform silicon crystal is formed. It is then polished cylindrical crystal about 300 mm in diameter and about 9-12 inches in height. 2. The giant silicon crystal is then sliced into individual wafers, each one polished on either side to a high shine. About seven hundred integrated circuits can be made from each wafer. 3. Each side of the wafer is coated with a proprietary photosensitive material which hardens when exposed to light. 4. The circuit that was designed with the EDA platform is then etched into a stencil for embedding into the silicon wafer. 5. The stencil is held over the wafer and a light is shone through it onto the coated wafer, causing the coating that is exposed to the light to harden. Those areas not exposed to the light remain pliable. 6. The wafer is then dipped into an acid bath to remove those parts of the photosensitive coating that remain pliable. 7. The entire process is repeated many times for each wafer: recoating with photosensitive material, creating different stencils for each layer of the integrated circuit, and then the hardening of the material and removal of the unneeded portions. This is repeated until the integrated circuit is complete, with many circuits on each wafer. 8. Finally, the chips are cut from the wafers and inserted into individual plastic or ceramic casings. The end result is the common microchip. Currently, the semiconductor business is valued at about $292 billion (Rosso, 2013). With the current......

Words: 1344 - Pages: 6

Silicon Wafers

...Silicon wafer is a thin slice of silicon crystal used in the fabrication of integrated circuits and other micro devices. Silicon is widely used in the semiconductor industry because it remains a semiconductor at higher temperatures than other semiconductor materials and because its native oxide is easily grown. Once grown its native oxide forms a better semiconductor/dielectric interface than other materials. The purpose of this article is to give a brief and basic explanation of the many different silicon wafer options available. If you are interested in purchasing any quantity of silicon wafers then Mi-Net Technology Ltd will be able to help. Please contact us for further information. Quality There are different qualities of silicon wafer available. The main qualities are PRIME, MONITOR and TEST. Prime wafers are wafers of top quality. They will generally be extremely flat and have a very low variation in thickness across the entire wafer. These wafers will be extremely clean and have a very low number of defects. Monitor and test wafers are used less for final manufacturing and more for research and quality control. They are not as clean or as flat as a prime wafer and may have many more defects across the wafer. They will however be cheaper. Growth Methods There are two common growth methods for silicon wafers. These are Czochralski and Float Zone. In the Czochralski method, high purity semiconductor grade silicon is melted down into a crucible. A......

Words: 859 - Pages: 4

Ieor 130 Hw#1

...David Chiu IEOR 130 HW#1 Assignment 5 September 2014 1.) a.) Wafer Fab: A fabrication plant that carries out wafer fabrication process and wafer probe. b.) Die Sort: First special electrical structures are tested to verify the proper electrical characteristics on a wafer. Afterwards each of the individual chips on each wafer is tested with a fully functional test to sort the good and failed chips on a wafer. c.) Die Bank: An inventory point of unassembled sorted die. The place where they hold product pending specific customer demand for finished goods. d.) Assembly: Dice up the completed wafer and package the chips in plastic or ceramic housings with electrical leads e.) Test: Full functional test of the packaged device at various temperatures (“device test”), branding device ID, high-temperature operation (“burn-in”) followed by re-test, packing for shipment f.) Line Yield: The fraction of wafers surviving the fab process flow g.) Die Yield: The fraction of chips on a completed wafer that function at wafer probe. h.) Overall Equipment Efficiency (OEE): The “should-take” time for the work actually completed divided by the total time. i.) Die or chip: a small block of semiconducting material, on which a given functional circuit is fabricated. Integrated circuit on a wafer. j.) Cycle Time: The time it takes manufacturing lots to pass through the entire production process. h.) Bottleneck: a phenomenon where the performance or capacity of an...

Words: 1331 - Pages: 6

Mitel the History

...which in turn makes integrated circuits. This polysilicone is made by growing sand in an ultra-pure state. This material is then inserted in molds to shape into cylinders. “These cylinders were then cut into 0.44mm thick wafers and polished to provide a base onto which a circuit could be etched” (Liddy et al, 1999, p. 2). These cylinders were then combined to form a transistor to enable logic circuits to form. This combining of transistors to form a logical device or DIE can also be called a chip. To understand the complexities of the industry it is necessary to understand how integrated circuits are manufactured. They are manufactured in a three stage process with the semiconductor as the core component. During the first stage called masking the circuit design had to be laid out on flat surfaces called masks to allow for circuit patterns to be etched (constructed) one layer at a time. The next stage can also be referred to as the fabrication stage. The previously formed wafers had an electrical insulation layer applied to them. The next stage of this step had a mask applied so that the wafer would not be damaged when the patterns were etched into the wafer. This process would occur until the entire circuit was etched or designed. It was at this point that the wafers were doped to introduce electricity to the circuit and finalizing the formation of the integrated circuits which can also be referred to as a DIE. The final process started with a quality check to determine bad......

Words: 2535 - Pages: 11

Creation of Silicon Chips

...Beach sand contains a high percentage of the principal ingredient, silica or silicon dioxide, the most abundant element on earth besides oxygen. The process of making silicon chips is called fabrication. A wafer is a thin silicon disk sliced from a cylindrical ingot that is used as the principal ingredient for building integrated circuits. The creation of silicon chips is processed by ensuring product specifications, architectural specifications, creating a logic design, compose a physical representation and finalizations. However, engineers experience a problem with desiring to make electronic devices simpler but more powerful. Although the first computers came about before its invention, the silicon microprocessor is the advancement that made the modern computer era explode. The ability to create a microelectric chip out of silicon dioxide was what triggered computers best advancements in energy efficiency and performance. The first microprocessor was the Intel 4004 which was not very powerful, and it could only add and subtract at four for bits at a time. Microprocessors are often classified by the number of transistors and other electronic components contained. According to Moore's Law, Gordon Moore predicted that the number of transistors on a piece of silicon wafer will double every year. Ten year later he updated his prediction and as the number of transistors went up the cost per transistor went down. To begin with, before a chip is made engineers are to ensure......

Words: 1274 - Pages: 6

Case

...------------------------------------------------- University of Oklahoma EMBA5072Corporate Finance TEAM 6 – Karen Waldrip, Atjen Shasivari, Keith Albright ------------------------------------------------- University of Oklahoma EMBA5072Corporate Finance TEAM 6 – Karen Waldrip, Atjen Shasivari, Keith Albright 1366 Technologies-Scaling the Venture 1366 Technologies-Scaling the Venture EXECUTIVE SUMMARY 1366 Technologies (“1366”) is a Massachusetts-based solar energy 2007 start-up that is developing a series of innovations to drive down the levelized cost of solar electricity. Its first target is the wafer with its Direct Wafer™ technology which has the potential to revolutionize wafer manufacturing by eliminating process steps, time, and waste with a refined, scalable process. 1366 Technologies’ eliminates the cost and production challenges that have hampered solar power’s ability to replace fossil fuels. The company combines breakthrough innovations in silicon cell architecture with lean manufacturing processes to make the world’s most cost effective and commercially viable high efficiency solar cells. Developed by a veteran team of scientists led by world renowned inventor, Ely Sachs, and its co-founder and CEO, Frank van Mierlo, the company’s innovative approach breaks the historic efficiency and cost tradeoff of solar photovoltaics. 1366 Technologies’ initial investment (Series A) financing came at the end of 2007 from venture capitalists and it received......

Words: 3241 - Pages: 13

Urchasing Agent for a Particular Type of Silicon Wafer Used in the Production of Semiconductors Must Decide Among Three Sources. Source a Will Sell the Silicon Wafers for $2.50 Per Wafer, Independently of the Number of

...22 (P226) A purchasing agent for a particular type of silicon wafer used in the production of semiconductors must decide among three sources. Source A will sell the silicon wafers for $2.50 per wafer, independently of the number of wafers ordered. Source B will sell the wafers for $2.40 each but will not consider an order for fewer than 3,000 wafers, and Source C will sell the wafers for $2.30 each but will not accept an order for fewer than 4,000 wafers. Assume an order setup cost of $100 and an annual requirement of 20,000 wafers. Assume a 20 percent annual interest rate for holding cost calculations. a. Which source should be used, and what is the size of the standing order? b. What is the optimal value of the holding and setup costs for wafers when the optimal source is used? c. If the replenishment lead time for wafers is three months, determine the reorder point based on the on-hand level of inventory of wafers. Ans:  = 20,000 K = 100 I = .20 All Units Discount c0 = $2.50 c1 = $2.40 c2 = $2.30 a. Q Q Q (0) (1) (2 = 2K  1c0 = 2K  1c1 2K  1c2 = (2)(100)(20,000) (.20)(2.50) (2)(100)(20,000) (.2)(2.40) (2)(100)(20,000) (.2)(2.30) = 2828 = 2887 = 2949 0 only Q is realizable. (Figure 11 is accurate with different breakpoints.) Cost at Q = 4,000 (20,000)(2.30) + (.2)(2.30)(4,000)  (100)(20,000) 2 (4, 000) = $47,420 Cost at Q = 3,000 (20,000)(2.40) + (.2)(2.40)(3,000) ......

Words: 955 - Pages: 4

Xyz Xyz

...Chanakya’15 Pre-process The journey of Bajrangi Group started as a supplier of wafers and namkeens to local brands. Due to the shore supply of that product they decided to make their own product line. The fame of taste reached to the whole Gujarat hence it was time to take over the whole Gujarat. Chataka Pataka Tangy Tomato Snacks happens to be all over Gujarat — present in almost every paan shop and organised retail outlet, but with no jumbo billboards screaming its delights. With simple ideas that may seem outlandish in this age of brazen marketing, Chataka creator Bajrangi Wafers Pvt Ltd has managed to fend off bigger players like LasyCo and Jagilram's in the Rs 600-crore Gujarat market. Bajrangi survives solely on word-of-mouth publicity. This publicity comes from the Gujarat-based snacks maker's ability to localise flavours. Bajrangi understands the palate of the consumer well. Indeed, Bajrangi products like Chataka Pataka, Ratlami Sev and Sing Bhujiya, among others, suit the tastes of a specific market. The company offers masala wafers to cater to the Gujarati palate, chaat masala for the Maharashtra market and a range of spicy snacks for Rajasthan. Here, it scores over Jagilram's, which too has flavours to cater to the North Indian palate, by a better understanding of the Gujarati consumer. Bajrangi's pampers the Gujarati's sweet tooth by keeping its khatta-meetha less spicy. Bajrangi‘s product mix is just right. Bajrangi’s share of the local potato and vegetable...

Words: 977 - Pages: 4

Through Silicon-Via (Tsv) Technology

...through the plane of one or more adjacent layers. A through-silicon via (TSV) is a vertical electrical connection (via) passing completely through a silicon wafer or die. This is an interconnection method in which holes are drilled through active chips, after which they are filled with an interconnect material. Different tiers of chips are then stacked on each other by CuCu bonding or by the use of micro-bumps [1] Even though there are many interconnect materials that are currently used for the filling of TSVs, copper (Cu-TSV) is the most preferred. This is because of its high electrical conductivity, relatively well-known deposition process and high resistance to electromigration which results in a large current-carrying capacity. TSVs are a high performance technique used to create 3D packages and 3D integrated circuits, compared to alternatives such as package-on-package, because the density of the vias is substantially higher, and because the length of the connections is shorter. The TSV technique results in high chip performance since it yields high interconnect density and decreases signal delays and capacitance as it reduces the length of the electrical path. Through-silicon metal connectivity enables electrical and thermal performance advantages, back-side connectivity for two-sided semiconductor wafer and chip-level testing, as well as vertical interconnections for 3D IC stacking and microand opto-electronics. TSV enables the formation of higher density and...

Words: 2618 - Pages: 11

Sweets

...Chocolate macaroon wafer lollipop wafer carrot cake cake. Bonbon chocolate bar cupcake marshmallow I love I love. Gummi bears tart topping I love pastry cookie sesame snaps pudding. Candy canes chocolate I love gingerbread. Cotton candy danish macaroon sweet roll I love. Chocolate bar I love macaroon brownie. Candy canes gingerbread cake. Cookie I love tiramisu biscuit marzipan cake. Candy canes pie sweet candy canes bear claw marzipan sugar plum donut candy. Lemon drops tootsie roll toffee lollipop macaroon bear claw. Soufflé jelly danish. Caramels tiramisu caramels danish apple pie sesame snaps. Halvah gummi bears croissant liquorice danish cheesecake gummi bears marshmallow bonbon. Macaroon I love wafer cake oat cake apple pie. Pudding caramels soufflé donut marzipan jelly-o I love cake I love. Donut oat cake fruitcake icing ice cream gummi bears I love donut sesame snaps. Lemon drops donut wafer. Soufflé jelly tart donut danish cotton candy. Tootsie roll dessert tiramisu. Chocolate cake soufflé tart jelly-o dessert marzipan. Gingerbread caramels pie chocolate cake cotton candy topping I love bonbon. Gingerbread donut liquorice. Jelly tiramisu sesame snaps. Sweet lollipop candy canes caramels wafer fruitcake ice cream. Jelly beans soufflé macaroon tiramisu jelly marzipan. Lemon drops wafer I love danish chupa chups pastry pie caramels. Liquorice carrot cake I love muffin soufflé. Pastry tart candy canes icing cupcake. I love I love I love. Danish pastry wafer. I love......

Words: 482 - Pages: 2

1366

...The co-founders of the company, 1366 technologies, Ely Sachs and Frank van Mierlo, have a choice in order to place their company in a lea dining position in the world-wide solar industry. The first option available to the company is to expand its business operations in order to produce the silicon wafers itself and in order to do that, the management of the company would raise the required financing from the later stage growth equity investors or from the Department of energy. The manufacturing of the wafers would be done by the company in the United States and then it would export those wafers to the Asian cell manufactures. On the other hand, the second option for 1366 Technologies was to go for a licensing agreement or a joint venture. Through this partnership approach, the company would rapidly gain scaling and it would also allow the Asian partners to lower their costs of production. The management of the company has always supported the accelerated growth however; the company might face significant risks if the intellectual property is exposed to the wrong partners. If the management of the company considers this option, it would lose its technology however, looking at the pace of innovation in the industry and the changes in the solar industry caused by the active involvement of the governments, Sachs and van Mierlo knew that they could not win the race by being cautious. First of all, if we interpret the Levelized cost of energy (LCOE) comparison and its......

Words: 1379 - Pages: 6

Mitel Semiconductor

...the challenging task of choosing investment options for the division, ensuring sustainability and increased market share for the company over the next five years. Kirk is faced with several alternatives, which include: 1. Maintain the status quo, and having the Bromont plant continue to use 100mm wafers. 2. Convert Bromont to larger wafers, 150mm, 200mm, or 300mm. 3. Contract out fabrication to other facilities. 4. Increase capacity through the acquisition of other semiconductor facilities. Considerations There are several factors which need to be taken into consideration, outside of the alternatives themselves. One such factor is that, due to Mitel past financial failures, the corporation has a policy that over the long term, business must be able to finance their own growth. Therefore the company is in opposition to further debt and only available cash and cash equivalents can be used for investments. A 15 percent cost of capital is utilized in comparing alternatives. Another factor is its current supplier of 100mm wafers has stated that it is increasing to larger sizes and will no longer be able to meet the demands at Mitel for 100mm wafers. This is coupled with an issue of ageing equipment at the Bromont facility, which is becoming increasingly more expensive to maintain and difficult to procure replacement parts. One of Mitel’s sub-contracted facilities has also recently stated that it will be no longer able to provide capacity to......

Words: 1742 - Pages: 7

The Finest Hours 32408 | Norton Identity Safe 6.1.0 | Rick Bolander